IMPORTANT NOTICE – Mandatory Requirement to Report

This course will be conducted using remote instruction. Students who are accessing the course from outside of Canada or the USA must notify the instructor and indicate in which country they are located. Access to software may be restricted from some countries and failure to comply with these restrictions may result in criminal prosecution.

Course Objectives

This course introduces advanced topics in computer architecture and organization. Topics include instruction set architecture, performance measures, pipeline processor design, data and instruction cache, data dependencies, branch prediction and penalties, and multiprocessor system design. As well, this course is concerned with an engineering approach to selecting and interconnecting hardware components to create computers that meet functional, performance and cost goals. The course covers improvements and refinements to the basic computer designs as taught in undergraduate courses, and is intended to be a successor of same. Therefore, it is crucial that students have a good grasp of basic computer architecture as taught at ECE 3610 or in similar classes elsewhere.

Course Content

The following topics will be covered:

- Instruction Set Architecture
  - Components, Instruction Lengths and Formats, Very Long Instruction Word, ARM, MIPS
  - Performance – Meaning and Metrics
    - Computer Metrics – efficiency, throughput, latency, etc.
    - Moore’s Law, Amdahl’s Law
    - MIPS, MFLOPS, SPEC, and benchmarks
- Processor Control
  - Hardwired vs. Microprogram
- Pipelining
  - Data and Branch Hazards, Stalls, and Branch Penalty
  - Static and Dynamic Branch Prediction and Speculative Execution
- Cache Memory Systems
  - (Fully Associative, Direct Mapped, Set-Associative, and Pseudo-Associative) Cache Structure
  - Performance
  - Considerations of Cache Design
- Input/Output
  - Advanced Interrupt Strategies
  - Computer Bus
    - History, review, and evolutionary perspectives of computer buses: VME, NuBus, PCI, PCIe, Firewire, USB
    - Bus Arbitration
- Parallel Processing and Multicore
  - Superscalar, multithreading, parallel processing, multi-core CPUs
  - In-order and out-of-order instruction execution
  - Multiple-instruction instruction word
  - Superscalar pipelining
- Compiler and hardware instruction level parallelism
- Cache Coherency
- Multiprocessor Topologies
  - Partial and Fully Connected (Crossbar, Butterfly, Cluster, Multiprocessor Interconnection Networks)
Laboratories
The following topics may be covered in the labs:
• Incremental design and development of a soft basic 8-bit microprocessor, using Verilog and Altera’s DE-2 board. The incremental steps will be:
  • Non-pipelined micro-programmed computer control unit (CCU).
  • Control signals are accessed through a micro-programmed memory.
  • Non-pipelined hardwired, dynamic logic computer control unit (CCU).
  • Control signals are generated by logic circuits dynamically
  • Five stage single pipeline
  • Five stage dual pipeline
  • Out of order execution
  • Branch predictor
  • Multiple instruction fetch unit
• Several labs on Altera’s NIOS processor.

Textbook

Other Resources

Learning Outcomes
1. Identify advanced topics in computer architecture and organization.
2. Demonstrate the ability to create new macroinstructions by designing new and reusing existing microinstructions.
3. Demonstrate the ability to analyze a given pipelined system and identify potential hazards.
4. Demonstrate the ability to analyze a given problem to determine the appropriate level and size of cache memory to use in a design of an embedded system.

Expected Competency Levels

<table>
<thead>
<tr>
<th>Outcome</th>
<th>KB</th>
<th>PA</th>
<th>IN</th>
<th>DE</th>
<th>ET</th>
<th>IT</th>
<th>CS</th>
<th>PR</th>
<th>IE</th>
<th>EE</th>
<th>EP</th>
<th>LL</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>2</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>2</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Evaluation
The final course grade is determined by the student’s performance on assignments, in laboratories, and on examinations. Students must complete a subset of the laboratories in order to be eligible to receive a passing grade.

CEAB Graduate Attributes Assessed
PA.2 – Develops and/or implements a strategy to analyze complex engineering problems.
CS.2 – Designs and produces appropriate engineering documents (i.e., research reports, engineering reports, design documents, graphics).
Academic Integrity

Students are expected to conduct themselves in accordance with the highest ethical standards of the Profession of Engineering and evince academic integrity in all their pursuits and activities at the university. As such, in accordance with the General Academic Regulations on Academic Integrity, students are reminded that plagiarism or any other form of cheating in examinations, term tests, assignments, projects, or laboratory reports is subject to serious academic penalty (e.g. suspension or expulsion from the faculty or university). A student found guilty of contributing to cheating by another student is also subject to serious academic penalty.

Requirements and Regulations

• Attendance at lectures and laboratories is essential for successful completion of this course. Students must satisfy each evaluation component in the course to receive a final grade.

• It is the responsibility of each student to contact the instructor in a timely manner if he or she is uncertain about his or her standing in the course and about his or her potential for receiving a failing grade. Students should also familiarize themselves with the University’s General Academic Regulations, as well as Section 3 of the Faculty of Engineering Academic Regulations dealing with incomplete term work, deferred examinations, attendance and withdrawal.

• No programmable devices or systems (such as calculators, PDAs, iPods, iPads, cell phones, wireless communication or data storage devices) are allowed in examinations unless approved by the course instructor.

• Students should be aware that they have access to an extensive range of resources and support organizations. These include Academic Resources, Counselling, Advocacy and Accessibility Offices as well as documentation of key University policies e.g. Academic Integrity, Respectful Behaviour, Examinations and related matters.

Copyright Notice

All materials provided in this course are copyright and are provided under the fair dealing provision of the Canadian Copyright Act. This material may not be redistributed in any manner without the express written permission of the relevant copyright holder.

Retention of Student Work

Students are advised that copies of their work submitted in completing course requirements (i.e. assignments, laboratory reports, project reports, test papers, examination papers, etc.) may be retained by the instructor and/or the department for the purpose of student assessment and grading, and to support the ongoing accreditation of each Engineering program. This material shall be handled in accordance with the University’s Intellectual Property Policy and the protection of privacy provisions of The Freedom of Information and Protection of Privacy Act (Manitoba). Students who do not wish to have their work retained must inform the Head of Department, in writing, at their earliest opportunity.